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ABSTRACT 
An InP/InGaAs/In laser has been set up to obtain 
high photon flux of up to 10 cn'V at 0.74 eV 
photon energy.  High light intensities are useful in the 
study of interface states in MOS tunnel diodes using 
photocapacitance and photocurrent transients.  Photo- 
capacitance transients have been measured on an n-Si 
MOS capacitor with a 24 A thick oxide, at various light 
16  19  -2 -1 intensities between 10  -10  cm s  .  At low light in- 
tensity it is found that the relaxation of the interface 
state occupancy is dominated by tunneling from the metal 
into the interface states.  At high light intensity, 
however, the relaxation is found to be dominated by the 
thermal generation and recombination of holes, and not 
by tunneling.  This is confirmed by similar measurements 
on a thick oxide capacitor. 
Introduction 
The exchange of charge between interface states 
and the conduction and valence bands of silicon has been 
studied extensively.   In MOS capacitors with ultrathin 
oxides (<45 A.) interface states can exchange charge with 
the metal too.  This process is characterized by a 
tunneling time constant T™ which depends upon the nature 
of the trap, the properties of the oxide and decreases 
exponentially with decreasing oxide thickness.  Further- 
more, fluctuations in oxide thickness result in a distri- 
bution of tunneling time constants.  Thus knowledge of 
the tunneling time constant for different oxide thickness 
provides useful information about both the nature of the 
oxide and the trap. 
9 
Shimer and Dahlke have recently reported a simple 
and direct method for determining the mean value and 
the spread of the tunneling time constants from iso- 
thermal capacitance transients both with and without 
illumination.  The optical tehhnique requires that the 
rate at which light empties the interface traps be 
larger than the rate at which the metal fills these traps 
For thinner oxides where the tunneling time constant is 
smaller a higher light intensity is required.  Using a 
16 Nernst glower emitting a maximum of 5.10  photons 
-2 -1 
cm s  , Shimer and Dahlke could measure tunneling time 
constants for oxide thicknesses down to 24 A.  A higher 
2 
light intensity is required to measure time constants 
for thinner oxides. 
This thesis presents results of a study of the 
thermal growth of pinhole free oxide films 15-50 A* thick 
on both n- and p-type silicon substrates.  Uniform pin- 
hole free oxide films have been grown reproducibly and 
forming gas anneals have been successfully used to obtain 
11 -2 -1 interface state densities as low as 10 cm eV 
A solid state laser has been used to provide light 
19 -2 -1 intensities up to 10  cm s  .  Measurements of the 
photocapacitance transients are presented for a 24 A 
thick oxide under varying light intensity.  It is found 
that for a valid measurement of the tunneling time con- 
stant TT, the light time constant T, should not be sig- 
nificantly less than TT.  If TT << TT, inversion charge 
builds up and the relaxation of the trap occupancy is no 
longer dominated by tunneling but by the recombination 
of holes. 
Section 2 presents a discussion of the trap kinetics. 
Section 3.describes the sample fabrication, the measure- 
ment apparatus, experimental sequence and the measured 
data.  This data is explained in Section 4.  Finally, 
conclusions are stated in Section 5. 
2.  Theory3'4 
2.1 Trap kinetics 
We consider a trap at the interface of an MOS 
device, illuminated with light hv < E„.     The trap can 
exchange charge with the metal and semiconductor bands 
by the following processes, illustrated in Fig. 1: 
(a) Hole emission (or electron capture) by tunneling into 
the metal. 
(b) Electron capture from the silicon conduction band. 
(c) Electron emission (thermal or optical) into the 
silicon conduction band. 
(d) Hole capture from the silicon valence band. 
(e) Hole emission (thermal or optical) into the silicon 
valence band. 
Using Fig. 1 and the expressions in the Notation, 
the rate equation for the trap can be written as 
df 
at 
A*       f -f 
_ u (1) 
where  f is the unmodulated trap occupancy and 
f = 3- f.... + I- f . + 1- f,,. + I- fT (2) u  rn n  xp p  TT m  TL L 
I = 2^ + i_ + I_ + I_ (3) 
T
  
T
n  
Tp   TT  TL 
Equation (1) is a first order differential equation 
with solutions that decay exponentially in time, with a 
relaxation time x. 
Since the thermal emission rates, given in the No- 
tation, depend exponentially on trap energy, the relaxa- 
tion time x depends strongly upon the trap energy.  Fur- 
thermore, the faster the process (e.g. electron emission), 
the smaller is the corresponding time constant (T ) for 
a given trap.  The net relaxation time T is determined 
by the fastest process.  Similarly the occupancy f is 
also determined by the fastest process. 
This is illustrated in Fig. 2, where a hypothetical 
interface trap communicates only with the conduction band 
of the semiconductor and the metal.  We consider a trap 
with energy E between F and F .  If the trap occupancy 
f is larger than the electron recombination occupancy 
f , then electrons are emitted by the trap into the con- 
n 
duction band at a rate T   , and f approaches f .  But 
n n 
simultaneously since fm>f» electrons tunnel from the 
metal into the trap.  If the tunneling time constant 
Tm is much smaller than the electron emission time con- 
t"1 
stant e   , then the trap is filled up by tunneling much 
faster than it can be emptied by electron emission and 
the trap occupancy f is approximately equal to f_.  On 
-1 m 
the other hand, if d       «  TT then the trap is emptied 
by electron emission faster than it can be filled by the 
metal and f approaches f . Thus, the steady state occu- 
pancy is determined by the fastest process. 
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2.2.  Measurement of trap occupancy 
Several techniques have been developed to determine 
these time constants.  Conceptually the method is simple: 
disturb the trap occupancy and observe the relaxation 
back to steady state. 
As the occupancy relaxes, there is a change in the 
charge at the interface.  This charge is displaced partly 
into the semiconductor space charge region and partly into 
the metal.  This results in an external current which 
can be measured and related to the relaxation of the trap 
occupancy.  Figure 3 shows the corresponding equivalent 
circuit; the symbols are defined in the Notation. 
Under constant Vg,straightforward circuit analysis 
yields 
C       C 
Jtotal = " C~ JTM " CT JCT ' JCM (4) 
o       a 
Note that the equivalent circuit is valid regardless of 
the time dependence of the various currents. Since the 
measurements are performed when the semiconductor surface 
is depleted, C -  C . * 0.01 C .  Under these conditions 
Cd 
Jtotal ~ " C~ JTM " JCT " JCM (5> 
Thus only a very small fraction of the current between 
the interface traps and the metal appears in the external 
circuit.  In addition, there is an appreciable dark cur-' 
rent JQ, flowing in the circuit.  Thus monitoring the 
trap occupancy by measuring the external current is 
6 
difficult in dark.  However, under illumination, by using 
chopped light and phase sensitive detection, the trap- 
related currents and the dc reverse current can be 
separated.  Since the present work relates1 to occupancy 
changes in dark, current transients were not studied. ' 
Capacitance measurements provide another means of 
monitoring the trap occupancy.  Since the bias across the 
device is constant, a change in the gate charge results 
in a change in the device capacitance.  The measured 
change in capacitance is related to the change in total 
charge at the interface by the following relation: 
AQ.t + ^ =  
S
 °  
D
 ° AC (6) 
where it is assumed that AC/C << 1.  Thus the change in 
capacitance is directly proportional to the change 
in interface charge.  If AQ.  is positive so is AC and 
vice versa. 
2.3 Previous measurements of tunneling time constants 
In Ref. (5), the following quantities were determined 
from capacitance transients measurements with and without 
light. 
a -0.5 &"1 ± 10% 
T0 = 10"5s 
Also it was found that the variation in a with trap 
energy is only about 10%.  For a 24 8 device this corres- 
ponds to TT = 50s near the conduction band edge and 
7 
TT  = 200s near the valence band edge.     The variation in xT 
due to oxide thickness  variations was  determined to be 
within a factor of  3 from its  nominal value. 
These results   are important for interpreting  the 
present work as  is  shown in subsequent  chapters. 
3.     Experimental 
3.1    Sample  preparation 
The growth of uniform pinhole  free  oxide films   is 
essential for reliable studies  of  tunneling in MOS 
devices.     Band-to-band tunneling  currents  are especially 
sensitive to   defects  in  the oxide which result  in low 
resistance paths  through the oxide.     This  is because 
mobile carriers are free to move laterally, and therefore 
current  flow occurs preferentially  through such defects. 
On  the other hand,   since interface  traps  are  localized 
in  space,   tunneling into  these traps is   relatively  in- 
sensitive to  defects  in  the oxide. 
In  collaboration with a  colleague,   Mr.   Raj an Varughese, 
a study was  undertaken  to study the growth of pinhole-free 
oxide films.     MOS  capacitors   (Fig. 4a) were fabricated on 
n-   and p-type silicon <100>  orientation,   6-14  ficm and on 
4 ficm epitaxial p-  on p   -Si substrates.     The surface 
was   degreased in solvents  and etched in HF prior to  oxi- 
dation.     Oxidation was   carried out  in dry oxygen at  865 C 
in  a fused silica tube  for times varying between 1 and 
8 
30 minutes.  Particular care was taken to avoid dust during 
wafer handling.  After the oxidation the wafer was left 
close to the furnace mouth, to cool for about 5 min. 
This was done to prevent uncontrolled oxide growth which 
occurs upon introducing the hot wafer to the humid en- 
vironment.  Some wafers were then annealed in N2 at 
865 C or in forming gas at 425°C for 20 minutes.  Chromium 
or aluminum front contacts were then evaporated on to the 
wafers in an ion pump system.  After removing the back 
surface oxide, aluminum was evaporated on the back. 
After preliminary results, photolithographic pro- . 
cesses were used to fabricate structures shown in Fig. 
(4b).  The details have been presented elsewhere. 
3.2 Electrical characterization of samples 
Electrical measurements were made using a spring- 
loaded probe in a light-tight box.  The box was con- 
tinuously flushed with dry nitrogen to reduce surface 
leakage and anomalous inversion layer effects.  Current- 
voltage characteristics were measured using the circuit 
shown in Fig. 5.  Device admittance was measured at 
5 KHz and 1 MHz using the Boonton model 75C-513 and 
75A-58, respectively.  The circuit is shown in Fig. 6. 
At other frequencies varying from 10 Hz to 100 KHz, ad- 
mittance was measured using a PAR model 129A lock-in 
amplifier, as shown in Fig. 7.  For devices of 45 A or 
more oxide thickness, where the dc leakage current was 
extremely small, quasistatic capacitance voltage charac- 
teristic was measured using the circuit shown in Fig. 8. 
Both device structures shown in Fig. 5 exhibited 
similar characteristics.  Here, we present only the major 
results of the study.  Figure 9 shows a typical J-V 
characteristic for a 45 8 thick oxide.  Here Jp and JR 
denote forward and reverse current densities.  The cross 
denotes the current density reported in Ref. (7) for a 
similar device at a gate voltage of +1V.  For two 32 A 
devices the curves are shown in Fig. 10.  These devices 
were made in separate runs, but for the same oxidation 
time.  This demonstrates that oxide films can be grown 
fairly reproducibly.  Though not shown in the figure, 
current densities are very uniform across entire sur- 
faces of individual wafers.  We have estimated that the 
variation in oxide thickness is less than 3 A over a wafer 
and less than 5 %  from run to run.  Also shown in Fig. 10 
are the current densities reported in Refs. (7-9) for 
similar oxide thicknesses.  It is found that for the same 
oxide thickness current densities in our devices are or- 
ders of magnitude smaller than those reported previously. 
This, combined with the fact that there is little varia- 
tion in current density from device to device, wafer to 
wafer, we believe, is satisfactory proof that these oxide 
films are pinhole free.  Figure 11 shows the oxidation 
10 
thickness vs. time data obtained after several runs. 
The control of interface state density was a second 
major aim of this study.  Figure 12 shows the interface 
trap distribution for a A1-50X SiO„-pSi sample as ob- 
tained from quasistatic and 10 Hz capacitance measure- 
ments.  It is seen that the quasistatic gives a higher 
interface trap density.  This was consistently found to 
be true, although the reasons are not clear yet.  To 
facilitate rapid measurement of the quasistatic, an analog 
to digital converter and an HP85 computer were used to 
automate the measurement and analysis.  A block diagram 
of the circuit is shown in Fig. 13.  Figure 14 depicts 
the effect of annealing on interface trap density. 
In conclusion, thin pinhole-free oxide films have 
been grown reproducibly.  Using forming gas anneals, 
11  -2 -1 interface trap density of 10  cm eV  has been obtained. 
3.3 Laser assembly 
Photocapacitance measurements were performed using 
an InP/InGaAs/In semiconductor laser operating at 1.68 ym. 
Figure 15 shows a schematic of the copper slab on the 
left end of which the laser is mounted.  The p end of 
the laser is in contact with the slab.  The n end is 
bonded to a wire which leads to a metal plate sitting 
on the insulator.  The laser emits only from the side 
facing away from the slab towards the left.  In order to 
11 
prolong the life of the laser, it must be prevented from 
heating up.  This is done by mounting the laser on a 
copper block which in turn is cooled by a thermoelectric 
cooler.  Figure 16 shows the copper block with the laser 
slab in place. 
Since the laser beam diverges at roughly 25° angles, 
it is necessary to use a lens with an f# close to unity 
or less in order to collect all the radiation.  A micro- 
scope objective mounted next to the laser as shown in 
Fig. 17 has been used to focus the beam roughly 22 cm 
away from the laser.  The lens and laser assembly is 
then mounted onto a three-dimensional micropositioner 
to facilitate accurate alignment of the spot on the 
sample. 
In order to obtain the highest intensity the spot 
size was adjusted to about 0.2 mm diameter.  In order to 
prevent vibrations from shifting to spot position, the 
lens and laser assemblies were kept firmly in place by 
applying apezion wax. 
Figure 18 shows the circuit used for pulsing the 
laser current at a frequency of 10 KHz and a 25% duty 
cycle ratio.  The current is monitored by measuring the 
voltage drop across a wire wound 0.5 ft resistor placed in 
series with the laser.  The base drive of the transistor 
is pulsed at the desired frequency and duty cycle.  The 
switch in the base lead is used to switch the laser on 
12 
and off.  Since currents up to 0.5 A have to be switched 
at high frequencies, special care must be taken to pre- 
■.jm 
vent the power supply from oscillating.  In particular, 
thick interwoven copper wires are used for the supply, 
to minimize lead inductance.  Further, a 200 yF capa- 
citor is used in shunt across the transistor to stabil- 
ize the voltage at that point.  The light intensity was 
measured using a Precision Laser model kT-20101H pyro- 
4 
electric detector as described previously.   Figure 19 
shows the measured light intensity as a function of a 
laser bias current.  Neutral density filters, placed 
between the laser and the device, were used to vary the 
intensity of light falling on the device. 
3.4 Photocapacitance measurements 
Two samples with 24 & and 56 8. thick oxides were 
measured in this study.  The sample is mounted in a 
cryostat and can be maintained at temperatures from 77K 
to 300K.  The operation of the cryostat and the tempera- 
ture controller was described in detail earlier.  Fig- 
ure 20 shows the circuit used for measurement of the 
photocapacitance transients.  The Boonton capacitance 
meter has a response time of 2 ms and a maximum sensi- 
tivity of lV/pF. 
The experimental sequenae is as follows.  The device 
is cooled to 81K and forward biased to IV for a period 
13 
of two minutes.  At time t=0, the bias is switched to 
-IV and the subsequent capacitance transient is recorded 
on an X-Y recorder.  At t=10s the light is switched on. 
At t=75s the light is switched off. 
Figure 21 shows the measured capacitance transients 
for the 24 X device.  The curve labeled 1 is the capaci- 
tance transient when the sample is kept in dark all the 
time.  Curves 2 and 3 show the transients at different 
light intensities. 
4.  Discussion 
Figure 22 shows the trap occupancy as a function of 
trap energy.  At t=0 all the interface traps up to the 
conduction band are filled.  As soon as the bias is 
switched to -IV, electrons are thermally emitted into 
the conduction band.  The rate at which this process 
occurs is determined by e .  Since the time constant J
     n 
for thermal emission of electrons is exponentially de- 
pendent on trap energy, the rate of emission is largest 
for traps near the conduction band edge.  Shallow traps 
are emptied first and deeper traps later. 
Thus the rate of emission is initially large and 
becomes slower with the passage of time.  At the same 
time the traps are exchanging charge with the metal too, 
at a rate determined by the tunneling time constant TT. 
14 
The resulting capacitance transient can be used to obtain 
the tunneling time constant, as described in Ref. (5). 
For the light intensity in curve 2, the light time 
constant TT is smaller than the tunneling time constant. 
At t=10s, the dynamic trap Fermi level is at the level 
shown by F  (t=10s). After the light intensity is 
switched on the light controlled occupancy fL is estab- 
16   -2 -1 lished in time TT•  For a photon flux of 5.10  cm s  , 
T-r = 20s. After the light is switched off, the capa- 
citance is seen to decay slowly. A decrease in the 
capacitance means that the net charge in the interface 
traps Q.  is decreasing.  It was shown in Ref. (2) that 
this decay in capacitance occurs because electrons tunnel 
from the metal into the interface traps.  This process 
takes a time of the order of the tunneling time con- 
stant. 
19  -2 -1 Curve 3 shows the transient at <J> = 2.10 cm s 
As before, after the light is switched on, the light 
controlled occupancy is established in a time x-r .  In 
this case, however, TT = 50 ms and so the capacitance 
transient is almost abrupt. After the light is switched 
off, the capacitance decays rapidly initially and slowly 
later.  This behavior is markedly different from curve 2 
15 
where the capacitance decay was significantly slower. 
For curve 2, the decay in capacitance after light 
is switched off is attributed to tunneling from the 
metal.  If this were true for curve 3 too, then one would 
expect the capacitance to decay at the same rate as in 
curve 2.  Clearly, this is not the case.  The capacitance 
decays initially with a time constant of roughly 0.2 sec 
in curve 3.  Some other process which occurs much more 
rapidly than tunneling is now dominant.  This process 
can not be capture of electrons since the device is in 
deep depletion and the electron capture time is extremely 
long. 
Now, at high light intensities, electron hole pairs 
are generated at a very large rate, and an inversion 
charge builds up.  This means that states start capturing 
holes and the trap occupancy changes from its light 
controlled value.  Thus the interface charge increases 
because of the capture of holes.  This explains the fact 
that the higher the light intensity the higher is the 
change in capacitance from its value in dark. 
As soon as the light is switched off, the previously 
captured holes are now thermally emitted back into the 
valence band.  The rate at which this process occurs is 
given by the inverse of the time constant for thermal 
emission of holes, e .  Since this time constant is 
16 
exponentially dependent on trap energy, traps close to 
the valence band emit holes at a faster rate, and are 
therefore emptied of holes first.  Deeper traps emit 
holes at a slower rate.  This explains the rapid initial 
decay in capacitance which becomes slower as time passes. 
Now, if the initial rapid decay is indeed due to 
thermal emission of holes and not due to tunneling, then 
one should observe the same effect in a thick oxide de- 
vice.  This is indeed observed as shown in Fig. 23. 
The thin and thick devices have different interface 
trap densities.  For comparing the time dependence of the 
decay in capacitance for the two cases, normalized 
capacitance transients are plotted in Fig. 24.  Here, 
the capacitance at the instant light is switched off, 
is taken to be unity, and the final limiting value of 
capacitance in dark is taken to be zero.  It is seen that 
capacitance decay curves for both the 24 ft and 56 ft de- 
vices are very similar at high light intensity, and both 
differ markedly from the transient at low light intensity 
for the thin oxide.  This is evidence that the initial 
rapid decay of the capacitance transient is due to thermal 
emission of holes. 
5.  Conclusions 
Photocapacitance transients in MOS tunnel diodes 
have been measured at varying light intensities.  We 
17 
find for T, < TT the relaxation of the trap occupancy is 
dominated by the tunneling time constant T™. At high 
light intensity such that T, << t™, inversion charge 
builds up, and the relaxation is no longer dominated by 
tunneling but instead by the recombination of holes.  In 
future studies we propose to measure tunneling time con- 
stants for oxides less than 24 A thick, using the laser. 
New models for interface traps will be studied in order 
to account for the measured tunneling time constants. 
Using these models the field dependence of the thermal 
and optical cross sections will also be studied.  MOS 
tunnel diodes on p-Si have been fabricated, which will 
be used to measure hole photoionization cross section 
of interface traps. 
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Fig. 1 Energy band diagram of MOS tunnel diode showing 
interface trap emission and capture processes. 
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Fig.   2.     Energy band  diagram showing  trap  communieating 
only with the metal and the  conduction band. 
21 
Q) Jtm TCo 
Jtotal 
(£>A cm ©Vc 
©Jet   Tcd 
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Fig. 4b.  Structure of MOS tunnel diode, 
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Fig. 5.  Circuit for measuring I-V characteristics, 
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Fig. 6.  Circuit for admittance measurements at 5 KHz 
and 1 MHz. 
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Fig. S.  Circuit for quasistatic measurements 
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Fig. 9.  J-V characteristic of Cr-45&Si02-n-Si device, 
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Fig. 10.  J-V curves of Cr-31& Si09-nSi devices 
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Fig. 11.  Oxidation time vs. oxidation thickness data, 
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Fig. 12.  Interface trap density vs. trap energy for 
A1-50A Si02~pSi device. 
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Fig. 13.  Block diagram of automated data acquisition system. 
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Fig.   14.      Interface  trap distributions   for  different 
annealing conditions. 
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Fig.   15.     Laser  slab. 
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Fig. 16.  Copper block for cooling laser, 
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Fig. 17.  Lens and laser assembly. 
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Fig. 18-  Circuit used for driving laser. 
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Fig. 19.  Output light intensity vs. laser bias current. 
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Fig. 20.  Circuit used for measuring photocapacitance 
transients. 
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Fig.   21.     Photocapacitance transients for 24 A device 
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Fig. 22.  Trap occupancy vs. trap energy 
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Fig. 23.  Photocapacitance transient for 55 & devices 
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